IS43LR32160C-6BLI

ISSI
870-IS43LR32160C6BLI
IS43LR32160C-6BLI

Mfr.:

Description:
DRAM 512M, 1.8V, 166Mhz Mobile DDR

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 395

Stock:
395 Can Dispatch Immediately
Factory Lead Time:
8 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1   Maximum: 200
Unit Price:
£-.--
Ext. Price:
£-.--
Est. Tariff:

Pricing (GBP)

Qty. Unit Price
Ext. Price
£6.75 £6.75
£6.27 £62.70
£6.09 £152.25
£5.94 £297.00
£5.82 £582.00

Product Attribute Attribute Value Select Attribute
ISSI
Product Category: DRAM
RoHS:  
SDRAM Mobile - LPDDR
512 Mbit
32 bit
166 MHz
BGA-90
16 M x 32
6 ns
1.7 V
1.95 V
- 40 C
+ 85 C
IS43LR32160C
Tray
Brand: ISSI
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: TW
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 240
Subcategory: Memory & Data Storage
Supply Current - Max: 60 mA
Tradename: RLDRAM2
Unit Weight: 167.700 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542329000
USHTS:
8542320028
JPHTS:
854232021
MXHTS:
8542320201
ECCN:
EAR99

IS43LR16800F 2Mx16 Mobile DDR SDRAM

ISSI IS43LR16800F 2Mx16 Mobile DDR SDRAM is 134,217,728 bits Mobile Double Data Rate (DDR) Synchronous DRAM (SDRAM) organized as 4 banks of 2,097,152 words x 16 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The Data Input/ Output signals are transmitted on a 16-bit bus. The double data rate architecture is essentially a 2N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock.

Mobile DDR SDRAM

ISSI Mobile DDR SDRAM is organized as 4 banks of 16,777,216 words x 16 bits and uses a double-data-rate architecture to achieve high-speed operation. The Data Input/Output signals are transmitted on a 16-bit bus. The double data rate architecture is essentially a 2N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. ISSI Mobile DDR SDRAM offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 2n-bits prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with LVCMOS.